Skip to content
View Aneesh495's full-sized avatar
💭
engineering with intent
💭
engineering with intent
16 followers · 10 following

Achievements

Achievement: Pull SharkAchievement: YOLO

Achievements

Achievement: Pull SharkAchievement: YOLO

Highlights

  • Pro

Block or report Aneesh495

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Aneesh495/README.md

Aneesh Krishna

Systems
stratum: preemptive SMP x86-64 kernel: UEFI loader, 4-level paging COW, virtio net/blk, journaled StrataFS
lockstep: C++20 exchange engine: fixed-pool price-time book, risk/STP, dual UDP feeds, CRC32C WAL and snapshot recovery
crucible: deterministic .NET simulation runtime, virtual time, fault injection, schedule replay
splice: inspectable POSIX shell in C++20: quote-preserving AST, descriptor plan, process groups, PTY runtime
quartz: deterministic physical-layer lab in D: rational clocks, RRC filtering, cyclic OFDM, Alamouti MIMO MMSE

Compilers
cinder: C17 compiler in pure C: SSA IR, register allocator, direct x86-64 ELF64 emitter, no assembler
glyph: functional language in OCaml: Hindley-Milner typing, Maranget decision trees, register VM, Cheney GC

Data
vectortick: C++20 columnar market-data engine with SSA IR, vector VM, and custom x86-64/AArch64 JIT
prism: incremental semiring dataflow and Datalog engine in Scala 3: multidimensional lattices, Magic Sets, e-graphs
tessera: multi-model storage engine in Zig: leveled LSM-tree, SIMD HNSW index, dynamic CSR graph, MVCC

Architecture
quasar: synthesizable SystemVerilog matching engine: BRAM book, one-cycle BBO, O(1) cancel, AXI-Stream/CDC
cathode: CPU-only renderer, hand NEON in the hot path, full NTSC/CRT signal chain in software, no GPU
planck: cycle-accurate out-of-order RV32IM core, cache hierarchy, and assembler in pure x86-64 assembly

Infrastructure
vibe: distributed messenger, custom Java NIO TLS reactor, binary wire protocol, Raft quorum commit, segmented WAL
helix: leaderless transaction kernel in Elixir: EPaxos, Block-STM, Merkle proofs, delta-CRDTs
meridian: distributed execution fabric in pure Go: Multi-Raft, MVCC/ART, Wound-Wait 2PC, deterministic replay, vectorized SQL

Machine Learning
noema: neural theorem prover for Lean 4, 24-block Transformer, PageRank premise retrieval, AND/OR hypergraphs, Merkle audit
nocturne: neural population dynamics; Neural ODE VLDM, axial attention, Lie RoPE, sub-5ms causal streaming
kinesis: epistemic world-model control lab; symplectic leapfrog RSSM, disagreement MPPI, polyhedral CBF shield

Pinned Loading

  1. stratum stratum Public

    Multiprocessor x86-64 operating system kernel booting via a custom UEFI loader into preemptive per-core scheduling, demand-paged copy-on-write memory, virtio drivers, journaled StrataFS, and TCP/IP.

    C

  2. cinder cinder Public

    Native C17 compiler owning the full pipeline from custom preprocessing and C semantics through typed SSA IR, linear-scan register allocation, instruction selection, and direct ELF64 object emission.

    C

  3. lockstep lockstep Public

    Financial exchange matching core executing deterministic price-time order priority with fixed-pool allocation, pre-trade risk gating, dual redundant UDP market feeds, and CRC32C WAL crash recovery.

    C++

  4. vectortick vectortick Public

    Columnar market-data engine parsing live PCAP exchange feeds, lowering typed SQL queries through SSA IR to SIMD execution, and compiling hot paths to native x86-64/AArch64 JIT machine code on the fly.

    C++

  5. glyph glyph Public

    Typed functional language compiler featuring Hindley-Milner polymorphic type inference, Maranget pattern decision trees, SSA optimization passes, verified register bytecode, and a Cheney copying GC.

    OCaml

  6. planck planck Public

    Cycle-accurate out-of-order RV32IM processor emulator written entirely in raw x86-64 assembly, modeling Tomasulo scheduling, tournament branch prediction, and multi-level cache hit/miss hierarchies.

    Assembly