Popular repositories Loading
-
FPGA-chess-DE10lite
FPGA-chess-DE10lite PublicDeveloped a fully functional chess game on an Intel MAX10 FPGA using System Verilog. The game runs on a VGA monitor at 640×480, accepts input via a matrix keypad, enforces all official chess rules …
SystemVerilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.