Skip to content

[OMNIML-4928] specdec_bench cell t0_d7 — Qwen/Qwen3.5-4B / MTP / vllm#1617

Draft
ChenhanYu wants to merge 1 commit into
mainfrom
pensieve-intern/OMNIML-4928/t0_d7
Draft

[OMNIML-4928] specdec_bench cell t0_d7 — Qwen/Qwen3.5-4B / MTP / vllm#1617
ChenhanYu wants to merge 1 commit into
mainfrom
pensieve-intern/OMNIML-4928/t0_d7

Conversation

@ChenhanYu
Copy link
Copy Markdown
Collaborator

Summary\n- Add SPEED-bench specdec cell t0_d7 for Qwen/Qwen3.5-4B MTP vLLM\n\n## Testing\n- Not run (cell YAML only)\n

Signed-off-by: chenhany <chenhany@nvidia.com>
@copy-pr-bot
Copy link
Copy Markdown

copy-pr-bot Bot commented Jun 3, 2026

This pull request requires additional validation before any workflows can run on NVIDIA's runners.

Pull request vetters can view their responsibilities here.

Contributors can view more details about this message here.

@coderabbitai
Copy link
Copy Markdown
Contributor

coderabbitai Bot commented Jun 3, 2026

Important

Review skipped

Draft detected.

Please check the settings in the CodeRabbit UI or the .coderabbit.yaml file in this repository. To trigger a single review, invoke the @coderabbitai review command.

⚙️ Run configuration

Configuration used: Path: .coderabbit.yaml

Review profile: CHILL

Plan: Enterprise

Run ID: b71cc62f-8819-40fe-ba74-7c01f8d81cbb

You can disable this status message by setting the reviews.review_status to false in the CodeRabbit configuration file.

Use the checkbox below for a quick retry:

  • 🔍 Trigger review
✨ Finishing Touches
🧪 Generate unit tests (beta)
  • Create PR with unit tests
  • Commit unit tests in branch pensieve-intern/OMNIML-4928/t0_d7

Comment @coderabbitai help to get the list of available commands and usage tips.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant