Add sm107 tuning for DeviceRunLengthEncode::Encode - #11198
Conversation
|
Auto-sync is disabled for draft pull requests in this repository. Workflows must be run manually. Contributors can view more details about this message here. |
|
No actionable comments were generated in the recent review. 🎉 ℹ️ Recent review info⚙️ Run configurationConfiguration used: Path: .coderabbit.yaml Review profile: CHILL Plan: Enterprise Run ID: 📒 Files selected for processing (1)
Included review availability: Your plan provides up to 12 included reviews per hour; 8 remain after this review. 📝 SummarySummary by CodeRabbit
WalkthroughThe RLE encode tuning dispatch adds an SM107-specific branch for primitive 1-byte keys and primitive 4-byte lengths. The branch selects a tuned lookback policy and skips the general lookahead eligibility and fallback logic. ChangesRLE encode tuning
Suggested reviewers: Merge Risk: ⚪ Minimal · up to This change selects a tuned lookback path for the targeted SM107 RLE encode case. No merge-blocking production or user-impact risk is currently evidenced. Comment |
🥳 CI Workflow Results🟩 Finished in 1h 20m: Pass: 100%/176 | Total: 1d 15h | Max: 51m 06s | Hits: 87%/191254See results here. |
|
This can be fishy. The huge speedups for i8 come from the lookback kernel. Given that tuning infra did explore and dind't good tunings for the most recent lookahead kernel from @nanan-nvidia. I ran an exhaustive search over the lookahead kernel's own tuning knobs (all integral key/offset combinations) and defaults are already optimal for every measured type except for this one lane. A tuned lookback configuration still verified faster than the lookahead kernel at every problem size and run length (verification results on the internal tracking issue). Every other type keeps the lookahead kernel, which measured as already optimal. I'm wondering if there's a structural explanation for the int8 gap ping for ideas @bernhardmgruber |
fixes part of https://github.com/NVIDIA-dev/cccl_private/issues/737
perf verification results