Skip to content
View akshitagupta04's full-sized avatar

Block or report akshitagupta04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. academic-projects academic-projects Public

    Academic electronics projects completed during B.Tech. (ECE), covering Arduino and embedded systems training project.

    C++

  2. fpga-rtl-projects fpga-rtl-projects Public

    Actively developing personal projects in VHDL, Verilog RTL-to-bitstream flow and FPGA prototyping on Cmod A7 (Xilinx Artix-7 35T) FPGA board, in Xilinx Vivado 2024.1. Knowledge of protocols includi…

    Verilog

  3. pcb-kicad-projects pcb-kicad-projects Public

    Hands-on experience in 2-layer PCB Design, including full schematic-to-Gerber workflow, in KiCad 9.0.7.

  4. freelance-projects freelance-projects Public

    Freelance project work showcasing VHDL, FPGA prototyping, Verilog RTL design, hardware design, and other core electronics experience.