Skip to content

Conversation

@Aaron-Hartwig
Copy link
Contributor

This picks up a new FPGA image which no longer enables the PCIe power rails by default. Additionally, it changes a few things about PERST. The relevant SP software bits are that we now provide a way for the PCIe power rails to be controlled and have their status checked.

@Aaron-Hartwig Aaron-Hartwig self-assigned this Jan 28, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants