Native Intel Xe2 LLM inference: SYCL/DPAS kernels, paged KV, prefix caching, continuous batching, and XMX packed prefill
intel sycl xe2 oneapi level-zero xmx intel-xpu intel-arc llm-inference qwen paged-attention dpas continuous-batching openai-compatible prefix-caching
-
Updated
Sep 9, 2026 - C++