A Time-Based Clap Lock Mechanism in Lower-Level Machine Implementation. Created by 4-Member Team VHDL Project in CPE 016 — Introduction to VHDL | Implemented in HDL 2008.
vhdl vhdl08 vhdl-modules time-based vhdl-examples vhdl-testbench vhdl-clap-lock lower-level-machine lock-mechanism
-
Updated
Dec 8, 2020 - VHDL