This repository contains the report of the Week 3 task for VSD RV SoC Tapeout Program
synthesis soc yosys risc-v digital-circuit tcl-scripts verilog-project opensta opensource-toolchain rtl-design-and-simulation post-synthesis-simulation
-
Updated
Oct 11, 2025