Repository navigation
Allow vias through empty inner layers - #163
Open
ShiboSoftwareDev wants to merge 2 commits into
Open
ShiboSoftwareDev wants to merge 2 commits into
ShiboSoftwareDev wants to merge 2 commits into
Conversation
|
The latest updates on your projects. Learn more about Vercel for GitHub.
|
…-regions' into fix/allow-vias-through-empty-inner-layers
This branch was successfully deployed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Issue
RectDiff only merged overlapping outer-layer free regions when an inner copper pour existed. On PMP22650, valid empty inner-layer space near C241/R188 was therefore emitted as separate top and bottom regions, so the router could not place the local via used by the original board.
Fix
Allow outer-layer transit when every intermediate layer is clear. Ordinary inner-layer obstacles still block the merge, and the existing copper-plane checks remain.
The real-board snapshot from #162 now gains a local top-to-bottom region: the nearest transition moves from 5.607 mm to 0.962 mm from the original Altium via. The production PMP22650 pipeline completes with this topology fix alone.
Verification