Skip to content

pratikbhuran/Synchronous_RAM_design

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Synchronous Random Access Memories


Designs

  1. Single Port Snchronous RAM
    • single_port_synch_ram.v
  2. Dual Port Synchronous RAM
    • dual_port_synch_ram.v

About

Random Access Memories designed in Verilog

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors