Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
dual_port_synchronous_ram		dual_port_synchronous_ram
single_port_synchronous_ram		single_port_synchronous_ram
LICENSE		LICENSE
README.md		README.md

Repository files navigation

Synchronous Random Access Memories

Designs

Single Port Snchronous RAM
- single_port_synch_ram.v
Dual Port Synchronous RAM
- dual_port_synch_ram.v

About

Random Access Memories designed in Verilog

BSD-2-Clause license

Report repository

Releases

No releases published

Packages

Contributors

Languages

Verilog 100.0%