You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Synthesizable 16-bit, 16-stage pipelined CORDIC engine in Verilog (Q2.14 fixed-point) computing high-throughput sine and cosine without hardware multipliers. Features valid_in/valid_out handshaking and self-checking verification.
This repository showcases various projects developed on the DE10-Lite board (Intel MAX 10 FPGA) using Quartus Prime Lite software. Each project includes HDL code, testbenches, simulations, and pin assignments, providing a comprehensive view of the FPGA design process.