You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This repository features the design and FPGA implementation of a complete MCU-style digital system built around a pipelined MIPS processor core. Features a multi-stage pipeline for maximized instruction throughput, complete with integration wrapper modules and system-level components optimized for hardware deployment.